Often we are faced with the situation that the behavior of a circuit changes in an unpredictable way when a chassis cover is attached or the system is not easily accessible. For instance, in a deployed environment, such as space, hardware can malfunction in unpredictable ways. What can a designer do to ascertain the cause of the problem? Register interrogations only go so far, and sometimes the problem being debugged is register transactions themselves, or the problem lies in the FPGA programming. This work provides a solution; namely, the ability to drive a JTAG chain via an on-board microcontroller and support a read/write register interface running a logic analyzer core. This is achieved without the use of a JTAG cable or any external interface. We have demonstrated the functionality of the prototype system using a Xilinx Spartan 3E FPGA and a Microchip PIC18f2550 microcontroller. This paper will discuss the implementation details as well as present case studies describing how the tools have aided satellite hardware development at Los Alamos National Laboratory.
Introduction
Visibility in a design is a priceless commodity during debug. Providing that visibility outside the normal channels of a register system and application behavior can be the difference between unexplained failures and mission success. At Los Alamos National Lab 1 , aggressive launch schedules force engineers to solve problems quickly, thus requiring unique tools. We have recently developed tools that have quickly been found to be invaluable. These JTAG tools provide in-situ debug, providing an increased amount of debug control and visibility than would otherwise be available. This is possible because we can read and write an arbitrary address space through the JTAG controller. This allows us to set the system to a particular state, set parameters, trigger actions, as well as provide programmed input/output (PIO) 1 We would like to acknowledge the support of the Mission Response Module (MRM) Project and the SNDD Processing and Communications Mission Sustainment (M*Proc) Project.
to allow for access to a secondary, indirect address space. This is particularly useful for debugging large data-driven applications. For instance, through PIO, we provide access to the entire seven banks of QDR SRAM in our system from the Linux command line. Because it is meant for interactive debug, the slow JTAG debug connection is not a problemthe system runs more than fast enough for human use.
The JTAG standard (Joint Test Action Group) is a common standard for running boundary scan tests, running debug tools, and programming memories and FPGAs. Innumerable commercial tools, as well as open-source efforts [5, 7] , support the standard. A JTAG connection is one of the several methods to program Xilinx FPGAs [2] . The JTAG standard defines the behavior of the Test Access Point (TAP) state machine, which is a simple standard interface that provides the front end of a particular chip's debug system. The TAP state machine is controlled by two pins; TMS (mode select), TCLK (the clock pin, which can be run to near-DC rates). What mode the state machine is in determines what happens with the other two JTAG pins, TDI and TDO (data in and data out, respectively). The TAP state machine is standardized across all platforms, but the registers that are connected to it and that extend into the fabric of the particular chip are determined entirely by the hardware designer. Because Xilinx has provided hooks into FPGA user fabric [2] , they have provided the opportunity for a wide variety of powerful tools. For instance, Picoblaze can use this approach to load user programs [6] .
In order to provide in-situ access to the JTAG chain, we implement a JTAG host in an embedded microcontroller. In practice, we assume this is a SPARC implemented in a RTAX 1000 such that we have a radiation-tolerant processor providing reliable operation, although in our test system we use a Microchip PIC 18f2550 [3] . The controller implements software routines to run the JTAG I/O pins. The software is based on Xilinx Application Note #058 [4] , which demonstrates how to implement a SVF file player (Serial Vector Format). This can be used to query ID codes or program the FPGA using SVF files produced through the Xilinx Impact program.
We have extended the functionality to support extended user-mode JTAG commands required to support the debug core. The original source code only plays back previously generated SVF files, the modified version generates TAP controller sequences on the fly. Because the set of extended commands is built within the normal TAP controller architecture, it is a minimal extension to the original source (see Figure 1) . 
Implementation Details
The internal debug core resides in user logic. Thus, the FPGA must be programmed for the internal debug system to function, however, IDCODE, FPGA programming, and boundary scan can be accomplished through the JTAG controller without the configuration bitstream loaded. The register debug core is based on the Xilinx BSCAN primitive, which gives user logic access to the boundary scan. The initial code implemented this functionality was based on the S3 Gnat application note [1], but extended significantly to include read/write register access as well as the more elaborate triggering and snapshot system required for the internal digital logic analyzer. The Gnat application note includes firmware examples that we found to be somewhat unreliable on our system. This code was extended to improve its reliability using error correction among other techniques.
In all recent Xilinx Spartan and Virtex devices, there are at least two BSCAN components. We use the second component in the chain, such that the first is available for other debug tools. For instance, Xilinx Chipscope [8] uses the first component, thus, we can simultaneously have both Chipscope and our tools in the same bitstream 2 . It is sensible to instantiate both cores in a system to cover difficult debugging chores, as Chipscope is excellent for logic analyzer chores and our tools are excellent for user-interactive or script-driven data movement.
Our debug core is based on a simple triggering system, which includes a trigger pattern, a trigger mask, and an arm bit. The snapshot system is based on a Block-RAM along with a double-registered input. This allows for captures that should not negatively affect the timing behavior of a design. After the trigger and trigger mask is set, the arm bit is set. The JTAG controller must then poll the done bit to determine when to download the capture. Download is accomplished through simple Programmed I/O (PIO) on the snapshot buffer. Figure 3 is the schematic of our microcontroller implementation. The controller attachment from the microcontroller is achieved through the use of either open-collector outputs or high-Z outputs. This is required so that the normal behavior of the Xilinx JTAG controller is not compromised when attached (this is also addressed in the FPGA programming by using the second BSCAN primitive, rather than the first, which is normally used by Chipscope). If the microcontroller is not capable of switching off its outputs (to a high-Z state), then an external driver with an enable must be used.
Integrating Microcontroller with FPGA Device
In Figure 2 , the connections of the JTAG controller to the JTAG pins of the FPGA slave is illustrated. TMS and TDI have internal pull-ups in Xilinx FPGAs [2] . However, TCLK does not and must be driven high. Thus, in either the open-collector or high-Z option is used, TCLK must be arranged so that it can be cut off to allow an external controller to drive the chain.
Alternatively, if it proves impossible to prevent the microcontroller from driving the chain, a resistor of sufficient size can be inserted serially between the controller and the JTAG socket, such that the external controller can safely overpower the embedded controller. Of course, this will limit the current drive capability of the microcontroller and thus limit the frequency at which TCLK can be driven, but will not impact the overall functionality of the system, as the JTAG chain can be driven at near-DC clock rates. The current limiting resistor is also important if the controller operates at a different signaling standard than the FPGA. The handling of the TDO (FPGA to microcontroller) voltage interfacing through the Microchip PIC Analog-to-Digital functionality, which is a satisfactory as the number of reads on TDO is far less than the toggling of TDI, TCLK, and TMS.
The logic analyzer core is based on the register functionality handled directly from the BSCAN primitive. This can be used for generalized register reads and writes in addition to the logic analyzer. We allocated a block of register addresses for replicating access to the control system normally handled through the rad-hard flight computer. The logic analyzer is configured, read, and controlled via the register interface, but its connection to user logic is purely through VHDL port assignment. This is less flexible that Xilinx's post-synthesis black box insertion approach, but it is sufficiently flexible for our purposes. Figure 4 shows an example capture of a counter attached to the inputs of the debug core. The trigger was set to x"00000001" and the mask was set to x"FFFFFFFF", which means that all of the input bits must match the input trigger pattern. The output data is dumped to an Octave display package. The analyzer core is a simple example of the sort of firmware that can be attached to the JTAG core through the register interface. This is highly useful in a debug scenario as it can be used independently of the normal communication control channel. This allows in-situ system monitoring while normal activities proceed.
Case Studies
We have already have some success using the tools for development before launch. In particular, the simple register interface has proven to be an irreplaceable tool in solving difficult debug problems. We will present three case studies wherein the tools have proven useful.
Case 1: In our first debug challenge, we were experiencing intermittent register write failures. It was rare enough to disregard any obvious problem, and, at 30 MHz and easily meeting the clock constraints it was fairly unlikely the problem was in timing. We have seen some interesting problems where the language construct used to address the array of std logic vectors has resulted in measureably different behavior in certain conditions, and thus were not certain where the host or slave gate array was to blame.
Using the tools, we were able to connect to the system via JTAG, then write a set of test registers and read them back. This was working fine, so we moved to reading and writing in combination with the failing normal register system. This allows us to determine that the problem lay solely in the mechanical connection between the two chips. The problem was solved through the replacement of the grid array interposer. This is a pad matching the footprint of the part, with a small "spring" for each pin to ensure a stable connection over thermal cycling. They have a limited number of installation cycles before they begin to fail (although this is exacerbated by not torquing the socket correctly). Because the JTAG register system is a simple extension to the normal register command interface (only a few dozen slices are required), it can be included in all builds.
Case 2: In our second problematic debug challenge, we struggled to explain the behavior of an application that worked fine when the FPGA was programmed via JTAG but certain application functions failed when programmed via the select MAP interface. The select MAP programming was successful, but it was clear something was being corrupted in the programming sequence. At this point, PROMs for both the FPGA bitfiles as well as the software PROM had been burned, toward an early deadline. This was important because it forced us to try to minimize the changes to either PROM. The situation was made even more intriguing by the fact that any attempt to dump state for debugging by using a new software load would cause the failure to disappear. Thus, normal software-controlled register reads for debug were useless.
However, by connecting to the system through the JTAG interface, we were able to dump the register space and determine that one of the registers was corrupted between the start of FPGA programming and the application being armed. We then forced an application break and dumped the memory location that was the source of the register write. This memory was corrupted as well. Eventually, we determined that the decompression routine was corrupting a single byte outside of its allocated space, which eventually was written to the FPGA. Because the JTAG interface provided access to FPGA application space, we were able to track down a software corruption on the other end of the PCI bus.
Case 3: In another project, an airborne persistent surveillance platform, we wished to develop multiple hardware components in parallel, namely, a high speed serial connection between a microprocessor and the FPGA, and the QDR SRAM interfaces. Without the microprocessor connection, we had no way to communicate with the FPGA to test the QDR interfaces. By connecting to the system via JTAG, we were able to move test images in and out of the QDRs without use of the eventual flight communication path. While the JTAG connection is much slower, it allowed us to make progress where it otherwise be impossible.
Because the tools operate in a Linux environment, an operator can connect to the server and operate an FPGA board remotely from the command line, without having a direct board interface. This is useful not just in a laboratory or commercial setting, but also in educational settings where communicating with a development board is non-trivial. For instance, common Spartan 3 boards for university classes often have no way to talk to the FPGA except buttons and LED readouts. These tools can allow sufficiently fast communication to open a wide variety of application development opportunities.
The schematic for our current system is illustrated in Figure 3 . The functional prototype system operates through a USB connection. This makes it very similiar to a commercial JTAG cable. However, our initial system is just a demonstration for the final system, which will be implemented in a rad-hard microcontroller and connected via SpaceWire to the satellite ground interface. At that point, the interface to the JTAG controller will be via SpaceWire packets, which will be translated from the satellite's realtime command and telemetry interface.
Conclusions
In this paper, we present a system for in-situ debug using an on-board microcontroller acting as the JTAG host. The system provides an approach for debugging difficult problems in remote environments. The system includes a variety of useful functionality, including: • JTAG programming without a separate external programmer
• Readable/writeable address space accessible through normally underutilized pins
• Debug channel is separate from normal communication channels
• Linux command-line control over FPGA user fabric While the tools have been invaluable in development efforts, we are also excited to deploy them into space where we hope to be able to perform very remote debugging.
